

09/581801

U.S. APPLICATION NO. (If known see 37 C.F.R. 1.5)

**TRANSMITTAL LETTER TO THE UNITED STATES  
DESIGNATED/ELECTED OFFICE (DO/EO/US)  
CONCERNING A FILING UNDER 35 U.S.C. 371**INTERNATIONAL APPLICATION NO.  
**PCT/JP99/05773**INTERNATIONAL FILING DATE  
**20 OCTOBER 1999**(EARLIEST) PRIORITY DATE CLAIMED  
**21 OCTOBER 1998**

TITLE OF INVENTION

**DATA PROCESSING APPARATUS, DATA PROCESSING METHOD,  
RECORDING APPARATUS, AND RECORDING METHOD**

APPLICANTS FOR DO/EO/US

**Satoshi TAKAGI and Satoshi MIYAZAWA**

Applicants herewith submit to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☒ This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).
4. ☐ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
  - a. ☐ is transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☒ has been transmitted by the International Bureau.
  - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).
6. ☒ A translation of the International Application into English (35 U.S.C. 371(c)(2)), including 15 sheets of formal drawings and a copy of the International Search Report.
7. ☒ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
  - a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☐ have been transmitted by the International Bureau.
  - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
  - d. ☒ have not been made and will not be made.
8. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☒ An oath or declaration of the inventors (35 U.S.C. 371(c)(4)).
10. ☐ The annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).

**Items 11. to 16. below concern other document(s) or information included:**

11. ☒ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☒ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☐ A FIRST preliminary amendment.  
☐ A SECOND or SUBSEQUENT preliminary amendment.
14. ☐ A substitute specification.
15. ☐ A change of power of attorney and/or address letter.
16. ☒ Other items or information:

PCT/ISA/210, 220, PCT Request  
References for IDS**EXPRESS MAIL**Mailing Label Number: EL560704836USDate of Deposit: June 16, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" Service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents and Trademarks, Box PCT Washington, DC 20231.

*Edward Nay*  
(Typed or printed name of person mailing paper or fee)

*Edward Nay*  
(Signature of person mailing paper or fee)

09/581801

17. ☒ The following fees are submitted:

(CALCULATIONS /PTO USE ONLY)

**Basic National Fee (37 CFR 1.492(a)(1)-(5):**

Search Report has been prepared by the EPO or JPO.....\$840.00 (\$840.00)

International preliminary examination fee paid to USPTO (37 CFR 1.482) (\$700.00)

No international preliminary examination fee paid to USPTO (37 CFR 1.482)

but international search fee paid to USPTO (37 CFR 1.445(a)(2))...\$770.00

Neither international preliminary examination fee (37 CFR 1.482) nor

international search fee (37 CFR 1.445(a)(2)) paid to USPTO.....\$1040.00

International preliminary examination fee paid to USPTO (37 CFR 1.482)

and all claims satisfied provisions of PCT Article 33(2)-(4).....\$96.00

ENTER APPROPRIATE BASIC FEE AMOUNT = (\$ 840.00)

Surcharge of \$130.00 for furnishing the oath or declaration later than ☐ 20 ☐ 30 (\$ /  
months from the earliest claimed priority date (37 CFR 1.492(e)).

12 Claims /Number Filed / Number Extra /Rate (

Total Claims / 12 - 20 = / 0 /X \$18.00 (\$ 0.00

Independent Claims / 4 - 3 = / 1 /X \$78.00 (\$ 78.00

Multiple dependent claim(s) (if applicable) /+ \$260.00 (\$

**TOTAL OF ABOVE CALCULATIONS = (\$ 918.00**Reduction by 1/2 for filing by small entity, if applicable. Verified Small Entity (  
statement must also be filed. (Note 37 CFR 1.9, 1.27, 1.28). ( /**SUBTOTAL = (\$ 918.00**Processing fee of \$130.00 for furnishing the English translation later than ( /  
☐ 20 ☐ 30 months from the earliest claimed priority date (37 CFR 1.492(f)).+ (\$ /**TOTAL NATIONAL FEE = (\$ 918.00**Fee for recording the enclosed assignments (37 CFR 1.21(h)). The assignment  
must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31) \$40.00 per property + (\$ 0.00/  
(\$ /**TOTAL FEES ENCLOSED = (\$ 918.00**(Amount to be: /  
(refunded /\$  
(charged /\$a. ☒ Our check in the amount of \$918.00 to cover the above fees is enclosed.b. ☐ Please charge my Deposit Account No. 50-0320 in the amount of \$\_\_\_\_\_ to cover the above fees.

A duplicate copy of this sheet is enclosed.

c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any  
overpayment to Deposit Account No. 50-0320. A duplicate copy of this sheet is enclosed.NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and  
granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

WILLIAM S. FROMMER  
FROMMER LAWRENCE & HAUG LLP  
745 FIFTH AVENUE  
NEW YORK, NEW YORK 10151

SIGNATURE

WILLIAM S. FROMMER  
NAME

25.506

REGISTRATION NUMBER

Dated: June 16, 2000

Form PTO-1390 (REV 10-96)

09/581801

534 Rec'd PCT/PTO 16 JUN 2000

Attorney Docket No. 450106-02263

New Patent Application filed **June 16, 2000**, entitled:

**DATA PROCESSING APPARATUS, DATA PROCESSING METHOD,  
RECORDING APPARATUS, AND RECORDING METHOD**

corresponding to PCT Application No. PCT/JP99/05773

filed October 20, 1999

Express Mail No.: EL560704836US

Date of Deposit: June 16, 2000

I hereby certify that this application and the accompanying papers are being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to:

Box PCT  
Assistant Commissioner for Patents  
Washington, D.C. 20231.



534 Rec'd PCT/PTC 16 JUN2000

## DESCRIPTION

Data Processing Apparatus, Data Processing Method, Recording Apparatus, and Recording Method Technical Field

5           The present invention relates to a data processing apparatus, a data processing method, a recording apparatus, and a recording method that are suitable for use in a broadcasting station and that allow video signals of a plurality of different formats to be integrally handled.

## 10           Related Art

          In recent years, as digital broadcasts have been started, various picture formats have been proposed. In addition to a conventional 29.97 Hz (frame frequency), 480 line x 320 pixel (number of effective lines x number of effective horizontal pixels) interlace-scanned format and a conventional 25 Hz (frame frequency), 576 line x 384 pixel interlace-scanned format, more than ten different formats as combinations of data rates of video signal (25 Mbps), scanning modes (interlaced or progressive), and frame frequencies (23.976 Hz, 25 Hz, 29.97Hz, 50 Hz, and 59.94 Hz) have been proposed.

20           As various picture formats have been proposed, a so-called multi-rate type video tape recorder that can integrally handle such picture formats has been desired.

On the other hand, in recent years, digital video recorders that record digital video signals and digital audio signals to magnetic tapes are becoming common. Such a digital video tape recorder uses a so-called helical scanning system of which inclined tracks are formed on a magnetic tape by a magnetic head disposed on a rotating drum.

In particular, since the data amount of a digital video signal is large, data is compression-encoded with variable length code. The encoded data is recorded in a fixed length that is an editing unit of for example of one frame period. The fixed length data is placed in a packet having a predetermined size. Information that represents the contents of the packet and an error correction code are added to the packet. The resultant packet is referred to as data block. A sync pattern for detecting synchronization and a block ID for identifying a block are added to the data block. The resultant data block is referred to as sync block. Sync blocks are grouped corresponding to the data types contained therein. Sync blocks are transmitted as serial data for each group and recorded on a magnetic tape.

Conventionally, there is only one type of length of each sync block that is the minimum record unit of data recorded on a magnetic tape. Now, the above-mentioned multi-rate video tape recorder is

considered. Tracks are formed on a magnetic tape corresponding to each frame so that data can be easily edited. Thus, the length of each sync block closely relates to the frame frequency and the data amount.

5 Thus, it is very difficult to select an optimum length of each sync block corresponding to each of a plurality of formats.

In addition, conventionally, a signal processing circuit that handles a plurality of formats cannot be accomplished with a single structure. Thus, conventionally, to accomplish a multi-rate video tape recorder, it is necessary to provide a plurality of signal processing circuits corresponding to the number of formats to be handled. Consequently, the circuit scale of the multi-rate video tape recorder becomes large and thereby the cost thereof rises.

10

15

In addition, the number of sync blocks in one track depends on the data rate of a video signal and an audio signal. Thus, the number of sync blocks just depends on the length of each sync block.

20

Consequently, since the data rate cannot be flexibly varied corresponding to the multi-rates, the multi-rate video tape recorder cannot be accomplished.

A method for solving such a problem has been proposed. In the proposed method, with dummy sync blocks that do not contain video data or the like, the number of sync blocks is varied corresponding to each

25

format. In this method, with dummy sync blocks that do not contain data, the record data amount per track is adjusted so that a plurality of formats can be easily handled.

5               When a video tape recorder that records and reproduces a digital video signal is used in a broadcasting station or the like, the digital video signal should be recorded and reproduced in higher picture quality than others. When a digital video signal is recorded in high quality, even if the digital video signal is compression-encoded with variable length code, the amount of data recorded on a record medium becomes large. Thus, a recording apparatus that allows a digital video signal to be recorded effectively to a record medium in high quality has been desired.

#### Disclosure of the Invention

Therefore, an object of the present invention is to provide a data processing apparatus, a data processing method, a recording apparatus, and a recording method that allow a record medium to be effectively used with dummy sync blocks and a digital video signal to be recorded in high quality.

20               To solve the above-described problem, the present invention is a data processing apparatus for packing digital data that has a various length to blocks each of which has a unit length, comprising a

means for packing data packets each of which has a variable length to a plurality of first blocks from the beginning thereof and packing an overflow portion of a data packet that is larger than the unit length to a blank portion of the first blocks to which a data block that is smaller than the unit length has been packed, and a means for generating a second block that contains a data packet whose length is 0 and the overflow portion.

The present invention is a data processing method for packing digital data that has a various length to blocks each of which has a unit length, comprising the steps of packing data packets each of which has a variable length to a plurality of first blocks from the beginning thereof and packing an overflow portion of a data packet that is larger than the unit length to a blank portion of the first blocks to which a data block that is smaller than the unit length has been packed, and generating a second block that contains a data packet whose length is 0 and the overflow portion.

The present invention is a recording apparatus for packing digital data that is input as packets each of which has a variable length to a block having a unit length of an error correction encoding process and encoding the packed block with error correction code that is a product code, comprising a



means for packing data packets each of which has a variable length to a plurality of first blocks from the beginning thereof and packing an overflow portion of a data packet that is larger than the unit length to a blank portion of the first blocks to which a data block that is smaller than the unit length has been packed, a means for generating a second block that contains a data packet whose length is 0 and the overflow portion, a record data forming means for encoding a data block composed of a plurality of first blocks and a plurality of second blocks with error correction code that is a product code, adding a synchronous pattern and an ID to each block having the unit length, and forming record data, and a recording means for recording the record data formed by the record data forming means to a record medium.

The present invention is a recording method for packing digital data that is input as packets each of which has a variable length to a block having a unit length of an error correction encoding process and encoding the packed block with error correction code that is a product code, comprising the steps of (a) packing data packets each of which has a variable length to a plurality of first blocks from the beginning thereof and packing an overflow portion of a data packet that is larger than the unit length to a blank portion of the first blocks to which a data block

that is smaller than the unit length has been packed,  
(b) generating a second block that contains a data  
packet whose length is 0 and the overflow portion, (c)  
encoding a data block composed of a plurality of first  
5 blocks and a plurality of second blocks with error  
correction code that is a product code, adding a  
synchronous pattern and an ID to each block having the  
unit length, and forming record data, and (d) recording  
the record data formed at step (c) to a record medium.

As described above, data packets each of  
which has a variable length are packed to a plurality  
of first blocks from the beginning thereof. An  
overflow portion of a data packet that is larger than  
the unit length is packed to a blank portion of the  
15 first blocks to which a data block that is smaller than  
the unit length has been packed. A second block that  
contains a data packet whose length is 0 and the  
overflow portion is generated. Thus, data of the  
overflow portion can be more packed.

#### 20 Brief Description of Drawings

Fig. 1 is a block diagram showing an example  
of the structure of a recording and reproducing  
apparatus according to an embodiment of the present  
invention; Fig. 2 is a schematic diagram showing an  
25 example of a track format; Figs. 3A to 3C are schematic  
diagrams showing another example of the track format;  
Figs. 4A to 4E are schematic diagrams showing examples

of a sync block; Figs. 5A to 5C are schematic diagrams showing examples of bit assignments for an ID and an DID; Fig. 6 is a block diagram showing an example of the structure of an MPEG encoder; Figs. 7A and 7B are schematic diagrams showing processes of a zigzag scanning circuit and a VLC circuit; Figs. 8A and 8B are schematic diagrams showing rearranging processes of DCT coefficients of a stream converter; Figs. 9A and 9B are schematic diagrams showing a packing process; Fig. 10 is a block diagram showing a packing circuit and an ECC encoder on a recording side of the recording and reproducing apparatus according to the embodiment; Fig. 11 is a block diagram showing the structure of a packing portion; Fig. 12 is a schematic diagram showing an example of the address structure of a main memory; Figs. 13A to 13C are schematic diagrams showing examples of a packing process using null packets; and Figs. 14A and 14B are schematic diagrams showing another example of the packing process using null packets.

#### Best Modes for Carrying out the Invention

Next, an embodiment of the present invention will be described. According to the present invention, a sync block that contains a data packet whose length information is [0] is defined. This sync block is referred to as null sync. In the null sync, the length information is followed by data that is filled with

[00]s. The null sync except for the length information is filled with [00]s. With null syncs, the number of sync blocks becomes flexible corresponding to a plurality of picture formats. Thus, video signals of a plurality of formats can be integrally recorded.

In the recording and reproducing apparatus according to the embodiment of the present invention, video signals of a plurality of formats can be integrally handled. For example, video signals of the NTSC 525 line/60 Hz format and the PAL 625 line/50 Hz format can be integrally handled. In addition, digital TV broadcast signals of interlace-scanned 1080-line format (hereinafter referred to as 1080i format), a progressive noninterlace-scanned 480-line format (hereinafter referred to as 480p format), a progressive noninterlace-scanned 720-line format (hereinafter referred to as 720p format), and a progressive noninterlace-scanned 1080-line format (hereinafter referred to as 1080p format) can be integrally handled. In other words, with almost the same hardware, video signals of different formats can be recorded and reproduced.

According to the embodiment, a video signal and an audio signal are compression-encoded corresponding to the MPEG2 (Moving Picture Experts Group Phase 2) standard. As well known, the MPEG2 standard is a standard defined as a combination of a

motion compensation predictive encoding process and a DCT (Discrete Cosine Transform) compression encoding process. The data structure of the MPEG2 standard is a hierarchical structure having a block layer (lowest  
5 layer), a macro block layer, a slice layer, a picture layer, a GOP layer, and a sequence layer (highest layer).

The block layer is composed of DCT blocks. The DCT process is performed for each DCT block. The  
10 macro block layer is composed of a plurality of DCT blocks. The slice layer is composed of a header portion and any number of macro blocks that are placed on one line, not on two successive lines. The picture layer is composed of a header portion and a plurality  
15 of slices. One picture is equivalent to one screen. The GOP (Group Of Picture) layer is composed of a header portion, an I picture (as an intra-frame coded picture), a P picture (as a predictively coded picture), and a B picture (as a predictively coded  
20 picture). Each GOP contains at least one I picture. In other words, each GOP may not contain a P picture and/or a B picture. The sequence layer (which is the highest layer) is composed of a header portion and a plurality of GOPs.

25 In the MPEG format, a slice is one variable length code sequence. The variable length code sequence is a sequence of which the boundary of data

cannot be detected unless variable length code is decoded.

At the beginning of each of the sequence layer, the GOP layer, the picture layer, the slice layer, and the macro block layer, an identification code composed of a predetermined number of bytes is placed (the identification code is referred to as start code). The header portion of each layer contains a header, extension data, or user data. The header portion is a variable length code sequence.

The header of the sequence layer contains the size of a picture (the number of pixels in the vertical direction and the horizontal direction). The header of the GOP layer contains a time code and the number of pictures of the GOP.

Each of the macro blocks contained in the slice layer is a set of a plurality of DCT blocks. An encoded sequence of DCT blocks is composed in such a manner that a sequence of quantized DCT coefficients is encoded as sets of the number of 0 coefficients (run) and a non-0 coefficient (level) (that will be described later in detail). An identification code arranged as a predetermined number of bytes is not added to each macro block and each DCT block thereof. In other words, each macro block and each DCT block are not variable length code sequences.

As will be described later, a macro block is

an element of which a picture is divided by 16 pixels x 16 lines as a matrix. A slice is composed of macro blocks that are horizontally connected. The last macro block of one slice of two successive slices and the top macro block of the other slice thereof are successive. Macro blocks that overlap between two successive slices are prohibited.

According to the MPEG2 standard, unless data is arranged as macro blocks, the data cannot be decoded as picture data. The number of macro blocks depends on the size of a picture.

To prevent a signal from deteriorating in a decoding process and an encoding process, it is preferred to edit encoded data. At this point, a P picture requires a picture that is chronologically preceded by the P picture. On the other hand, a B picture requires a picture that is chronologically preceded by the B picture and a picture that is chronologically followed by the B picture. Thus, data cannot be edited for each frame. From this point of view, according to the embodiment, one GOP is composed of one I picture.

A record area of record data for one frame is predetermined. In the MPEG2 standard, since the variable length code encoding process is used, the data amount for one frame is fixed so that data generated in one frame period is recorded in a predetermined record

area.

In addition, according to the embodiment, one slice is composed of one macro block. In addition, one macro block is placed in a fixed data frame having a predetermined length so that data can be properly recorded to a magnetic tape.

Fig. 1 shows an example of the structure of a recording and reproducing apparatus 100 according to the embodiment. First of all, the structure of the recording and reproducing apparatus 100 will be described in brief. When data is recorded, a digital video signal of a predetermined format is input from a terminal 101. The input video signal is sent to an MPEG encoder 102. The MPEG encoder 102 performs a variable length code encoding process for the video signal and outputs the encoded data as variable length code (VLC) data. The variable length code data supplied from the MPEG encoder 102 is an elementary stream (ES) corresponding to the MPEG2 (Moving Picture Experts Group Phase 2) standard. The variable length code data is sent to a first input terminal of a selector 103.

On the other hand, data in the format of SDTI (Serial Data Transport Interface) that is an interface defined in ANSI/SMPTE 305M is input to an input terminal 104 so that various formats can be used. A signal containing an elementary stream corresponding to



the MPEG2 standard is input from the terminal 104. A synchronization of this signal is detected by an SDTI receiving circuit 105. The signal is temporarily stored in a buffer. In the buffer, the elementary stream is extracted from the signal. The extracted elementary stream is sent to a second input terminal of the selector 103.

An elementary stream that is selected and output by the selector 103 is sent to a stream converter 106. As will be described later, the stream converter 106 rearranges DCT coefficients arranged in the order of frequency components in each of DCT blocks defined corresponding to the MPEG2 standard to those in the order of frequency components of all DCT blocks of one macro block. The rearranged elementary stream is sent to a packing circuit 107.

Since video data in the elementary stream has been encoded with variable length code, the data lengths of macro blocks are different. The packing circuit 107 packs each macro block in fixed data frames. At this point, a portion that overflows from a fixed data frame is successively packed in a blank portion against the size of a fixed data frame. The portion that overflows from a fixed data frame is referred to as overflow portion. The packed data is supplied to an ECC encoder 108.

A packed video signal is supplied to the ECC

00581804-061500

(Error Correction Coding) encoder 108. In addition, a digital audio signal is supplied from for example a terminal 109 to the ECC encoder 108. According to the embodiment, a non-compressed digital audio signal is handled. The ECC encoder 108 shuffles these signals for each sync block. Since the signals are shuffled, data is equally placed as a pattern of a tape. In addition, an inner code parity and an outer code parity are added to the data so as to perform an error correction code encoding process using a product code. A sync pattern (for detecting a synchronization), an ID (identifying a sync block), and a DID (representing the contents of recorded data) are added to the data that has been encoded with error correction code. The sync pattern, the ID, and the DID will be described later in detail.

An output signal of the ECC encoder 108 is supplied to a record encoding circuit (not shown). The record encoding circuit performs for example a channel-encoding process for converting the signal received from the ECC encoder 108 into a signal of a proper record format. An output signal of the record encoding circuit is supplied to a recording amplifier 110. The recording amplifier 110 amplifies the signal received from the record encoding circuit. The amplified signal is supplied to a recording head 111. The recording head 111 records the record signal on a magnetic tape

120 in a helical scanning method. The recording method and the format will be described later in detail.

When data is reproduced, a signal recorded on the magnetic tape 120 is reproduced by a reproducing head 130. The reproduced signal is supplied to a reproducing amplifier 131. The reproducing amplifier 131 equalizes the reproduced signal and trims the wave shape thereof. The resultant data is supplied to a decoding circuit (not shown). The decoding circuit converts the reproduced signal into a digital signal. The reproduced digital signal that is output from the reproducing amplifier 131 is supplied to an ECC decoder 132.

The ECC decoder 132 detects a synchronization corresponding to a sync pattern contained in the reproduced signal and extracts a sync block therefrom. Corresponding to the error correction code contained in the reproduced signal, the ECC decoder 132 corrects an error thereof. When the ECC decoder 132 cannot correct an error of the data, the ECC decoder 132 places an error flag thereto. Thereafter, the ECC decoder 132 shuffles the reproduced signal and rearranges the data to the original data.

Video data is output from the ECC decoder 132 to a depacking circuit 133. The depacking circuit 133 depacks data of each macro block that has been packed when data has been recorded. In other words, the

unpacking circuit 133 restores the original variable length code. When the ECC decoder 132 has placed the error flag to the data, a concealing circuit (not shown) corrects the data that has not been corrected against an error in such a manner that [0] is filled in all data or data of the current frame is substituted with data of the preceding frame. In addition, the ECC decoder 132 corrects an error of audio data. Audio data is output to for example a terminal 139.

An output signal of the unpacking circuit 133 is supplied to a stream converter 134. The stream converter 134 performs the reverse process of the above-described stream converter 106. In other words, the stream converter 134 rearranges DCT coefficients arranged in the frequency components of all DCT blocks to those in the order of frequency components of each DCT block. Thus, the reproduced signal is converted into an elementary stream corresponding to the MPEG2 standard.

The elementary stream is supplied to an SDTI transmitting circuit 135. The SDTI transmitting circuit 135 converts the elementary stream into data of an SDTI format. The data of the SDTI format is output from a terminal 136. In addition, the elementary stream is supplied to an MPEG decoder 137. The MPEG decoder 137 decodes the elementary stream corresponding to the MPEG2 standard and outputs a digital video

signal. The digital video signal is output from a terminal 138.

According to the embodiment, signals are recorded on a magnetic tape in the helical scanning method. In the helical scanning method, inclined tracks are formed by magnetic heads disposed on a rotating head. A plurality of heads are disposed at opposite positions on the rotating drum. In the case that a magnetic tape is wound to the rotating head with a winding angle of around  $180^\circ$ , when the rotating head is turned by  $180^\circ$ , a plurality of tracks can be formed at a time. Two magnetic heads with different azimuths are disposed as one set on the rotating drum so that adjacent tracks have different azimuths.

Fig. 2 shows an example of the track format formed on a magnetic tape by the above-described rotating head. In this example, video data and audio data for one frame are recorded with eight tracks. For example, the 480i video signal of which the frame frequency is 29.97 Hz, the data rate is 50 Mbps, the number of effective lines is 480, and the number of effective horizontal pixels is 720 is recorded along with an audio signal. In addition, the 576i video signal of which the frame frequency is 25 Hz, the data rate is 50 Mbps, the number of effective lines is 576, and the number of effective horizontal pixels is 720 can be recorded along with an audio signal in the same

tape format as that shown in Fig. 2.

One segment is formed of two tracks with different azimuths. In other words, eight tracks are composed of four segments. A pair of tracks that form a segment are designated track number [0] and track number [1] corresponding to azimuths. In the example shown in Fig. 2, data of one frame is dually recorded. The track numbers of the first eight tracks are different from those of the second eight tracks. A unique track sequence is assigned to each frame. Thus, even if one of paired magnetic heads cannot read data due to clogging or the like, the other can reproduce the data.

Video sectors are formed on both edge sides in the longitudinal direction of each track. An audio sector for audio data is formed between the video sectors. Figs. 2 to 3C also show the positions of sectors on a tape.

In this example, audio data of eight channels can be handled. A1 to A8 represent audio data of channels 1 to 8, respectively. The positions of audio data of individual channels are varied in each segment. In this example, video data of four error correction blocks per track is interleaved and separately recorded to an upper side sector and a lower side sector. A system area is formed at a predetermined position of each lower side video sector.

In Fig. 2, SAT1 (Tr) and SAT2 (Tm) are areas for servo lock signals. Gaps (Vg1, Sg1, Ag, Sg2, Sg3, and Vg2) having a predetermined size each are formed between adjacent record areas.

5 In Fig. 2, data of one frame is recorded on eight tracks. However, depending on the format of data to be recorded or reproduced, data of one frame can be recorded on four tracks or six tracks. Fig. 3A shows the format of six tracks per frame. In this example, one frame is not dually recorded. Thus, the track sequence is only [0].

10 As shown in Fig. 3B, data recorded on a tape is composed of a plurality of blocks that are divided at equal intervals. The blocks are referred to as sync blocks. Fig. 3C shows an outline of the structure of one sync block. As will be described later, one sync block is composed of a sync pattern, an ID, a DID, a data packet, and an error correction inner code parity. The sync pattern is used to detect a synchronization.

15 The ID identifies the current sync block. The DID represents the contents of data that follows. Data is handled as packets corresponding to sync blocks. In other words, the minimum data unit that is recorded and reproduced is one sync block. A sequence of sync

20 blocks (see Fig. 3B) form for example a video sector (see Fig. 3A).

Figs. 4A to 4E show examples of the structure

of a sync block that is the record data unit of each track. According to the embodiment, one sync block contains one or two macro blocks. The size of one sync block depends on the format of a video signal to be handled. As shown in Fig. 4A, one sync block is composed of a sync pattern of two bytes, an ID of two bytes, a DID of one byte, a data area variable in the range from 112 bytes to 206 bytes, and a parity as an inner code parity that are successively arranged. The data area is also referred to as payload.

The sync pattern of two bytes is used to detect a synchronization. The sync pattern has a predetermined bit pattern. By detecting a sync pattern corresponding to a predetermined pattern, a synchronization is detected.

The ID is composed of two portions of ID0 and ID1 that contain information for identifying each sync block. Fig. 5A shows examples of the bit assignments of the ID0 and ID1. The ID0 contains identification information (that is a sync ID) for identifying sync blocks in one track. The sync ID is a serial number. The sync ID is composed of eight bits.

The ID1 contains track information of the sync block. When the MSB side and the LSB side are bit 7 and bit 0, respectively, bit 7 represents the upper side or the lower side of the track. Bits 5 to 2 represent a segment on the track. Bit 1 represents a



track number corresponding to a track azimuth. Bit 0 represents whether the sync block is video data or audio data.

The DID contains information of the payload.

5 The contents (video data or audio data) of the DID depend on the value of bit 0 of the ID1. Fig. 5B shows an example of the bit assignment of the DID in the case that the data area of the sync block is video data. Bits 7 to 4 of the DID are reserved. Bits 3 and 2 of the DID represent the mode of the payload. The mode is for example the type of the payload. Bits 3 and 2 of the DID represent auxiliary information. Bit 1 of the DID represents the number of macro blocks placed as the payload. Bit 0 of the DID represents whether or not  
10 video data placed in the payload is an outer code parity.  
15

Fig. 5C shows an example of the bit assignment of the DID in the case that the data area of the sync block is audio data. Bits 7 to 4 of the DID are reserved. Bit 3 of the DID represents whether data placed in the payload is audio data or conventional data. When the payload contains compression-encoded audio data, bit 3 of the DID is a value that represents data. Bits 2 to 0 of the DID contain information of  
20 the NTSC five-field sequence. In other words, in the NTSC standard, when the sampling frequency is 48 kHz, one field of a video signal is equal to 800 samples or  
25

801 samples of an audio signal. This sequence is completed every five fields. Bits 2 to 0 of the DID represents the position of the sequence.

Returning to Figs. 4A to 4E, Figs. 4B to 4E show examples of the payload. In Figs. 4B and 4C, the payload contains video data of one or two macro blocks (as variable length code encoded data), respectively. In Fig. 4B, the payload contains one macro block. In this case, the first three bytes of the payload contain length information LT that represents the length of the macro block that follows. The length information LT does not contain the length thereof. In Fig. 4C, the payload contains two macro blocks. In this case, the length information LT of the first macro block, the first macro block, the length information LT of the second macro block, and the second macro block are successively placed.

Fig. 4D shows the case that the payload contains video AUX (auxiliary) data. The length information LT represents the length of video AUX data. The length represented by the length information LT excludes the length of the length information LT. The length information LT is followed by system information of five bytes, PICT information of 12 bytes, and user information of 92 bytes. The remaining area of the payload is reserved.

Fig. 4E shows the case that the payload

contains audio data. Audio data can be packed in all the length of the payload. The audio data is for example a PCM (Pulse Code Modulation) signal that is not compressed. Alternatively, the payload may handle an audio signal compression-encoded corresponding to a particular method.

According to the embodiment, since the sync block length is variable, the length of each sync block of video data and the length of each sync block of audio data can be optimally designated corresponding to the signal format to be handled. Thus, a plurality of different signal formats can be integrally handled.

Next, each portion of the recording and reproducing apparatus 100 will be described in detail. Fig. 6 shows an example of the structure of the MPEG encoder 102. A signal is supplied from a terminal 150 to a block segmenting circuit 151. The block segmenting circuit 151 segments the input signal into macro blocks each of which is composed of 16 pixels x 16 lines. The macro blocks are supplied to a first input terminal of a subtracting device 154. In addition, the macro blocks are supplied to a motion detecting circuit 160. The input picture data is also supplied to a statistic processing circuit 152. The statistic processing circuit 152 performs a predetermined statistic process for the input picture data and calculates the complexity thereof. The

calculated result is supplied to a bit rate controlling circuit 153.

5 The motion detecting circuit 160 compares a macro block supplied from the block segmenting circuit 151 with a macro block supplied through a dequantizing circuit 163 and an inverse DCT circuit 162 (that will be described later) (thus, the macro block supplied from the block segmenting circuit 151 is delayed from the macro block supplied through the dequantizing circuit 163 and the inverse DCT circuit 162 by one frame (or one field)). In other words, the motion detecting circuit 160 performs a block matching operation for these macro blocks and obtains motion information (a motion vector). A motion compensating circuit 161 compensates the motion of the picture data corresponding to the motion information and supplies the compensated result to a second input terminal of the subtracting device 154.

10 The subtracting device 154 obtains the difference between the input picture data and the motion compensated result and supplies the difference to a DCT circuit 155. The DCT circuit 155 divides the difference as a macro block into DCT blocks each of which is composed of 8 pixels x 8 lines. The DCT circuit 155 performs a DCT process for each DCT block and outputs DCT coefficients to an quantizing circuit 156. The quantizing circuit 156 quantizes the DCT

coefficients. At this point, the bit rate of the picture data is controlled corresponding to control information received from a bit rate controlling circuit 153. The quantized DCT coefficients are supplied to the dequantizing circuit 163 and a zigzag scanning circuit 157.

The zigzag scanning circuit 157 zigzag-scans the DCT coefficients and arranges frequency components of each DCT block from the DC component to higher frequency components. The resultant DCT coefficients are supplied to a VLC circuit 158. The VLC circuit 158 encodes the DCT coefficients with variable length code. The resultant data is obtained as an elementary stream corresponding to the MPEG2 standard from an output terminal 159. The elementary stream is data encoded with variable length code in the unit of a macro block.

Figs. 7A and 7B shows outlines of processes of the zigzag scanning circuit 157 and the VLC circuit 158. As shown in Fig. 7A, DCT coefficients are output in the order from a DC component at the upper left position of the DCT block to higher horizontal/vertical frequency components in zigzag scanning method. The zigzag scanning circuit 157 zigzag-scans the DCT coefficients of each DCT block in the order from the DC component to higher horizontal/vertical frequency components.

Thus, as shown in Fig. 7B, a total of 64 DCT

coefficients (8 pixels x 8 lines) are arranged and obtained in the order of frequency components. The DCT coefficients are supplied to the VLC circuit 158. The VLC circuit 158 encodes the DCT coefficients with variable length code. In other words, the first coefficient is a DC component that is a fixed component. The remaining components (AC components) are assigned respective codes each having a run and a level. As a result, the variable length code encoding process is performed. Codes  $AC_1$ ,  $AC_2$ ,  $AC_3$ , ... are assigned from the lowest frequency (lowest order) coefficient to the highest frequency (highest order) coefficient.

Encoded information of the variable length code encoding process performed in the VLC circuit 158 is supplied to the bit rate controlling circuit 153. The bit rate controlling circuit 153 supplies bit rate control information corresponding to the encoded information and the calculated result of the statistic processing circuit 152 for the complexity of macro blocks to the quantizing circuit 156 so that a proper bit rate can be obtained. The quantizing circuit 156 fixes the length of each GOP corresponding to the bit rate control information.

On the other hand, the dequantizing circuit 163 dequantizes the DCT coefficients and supplies the resultant DCT coefficients to the inverse DCT circuit

162. The inverse DCT circuit 162 decodes the DCT coefficients to picture data. The decoded picture data is supplied to the motion detecting circuit 160 and the motion compensating circuit 161.

5                   According to the embodiment, only an I picture is used, not a P picture and a B picture. Thus, in the structure of the above-described MPEG encoder 102, the structure for compensating the motion of frames or fields can be omitted. In other words, the dequantizing circuit 163, the inverse DCT circuit 162, the motion compensating circuit 161, and the motion detecting circuit 160 can be omitted.

10                   The stream converter 106 rearranges DCT coefficients of the received signal. In other words, the stream converter 106 rearranges DCT coefficients arranged in the order of frequency components of each DCT block corresponding to the MPEG2 standard into DCT coefficients in the order of frequency components of all DCT blocks of the macro block.

15                   Figs. 8A and 8B show DCT coefficients rearranged by the stream converter 106. In the case of the (4 : 2 : 2) format of which the ratio of a luminance signal Y, a chrominance signal Cb, and a chrominance signal Cr is 4 : 2 : 2, one macro block is composed of four DCT blocks ( $Y_1$ ,  $Y_2$ ,  $Y_3$ , and  $Y_4$ ) of the luminance signal Y, two DCT blocks ( $Cb_1$  and  $Cb_2$ ) of the chrominance signal Cb, and two DCT blocks ( $Cr_1$  and  $Cr_2$ )

of the chrominance signal Cr.

As described above, the MPEG encoder 102 zigzag-scans DCT coefficients corresponding to the MPEG2 standard. As shown in Fig. 8A, the DCT coefficients of each DCT block are arranged in the order from a DC component to higher frequency components. After the MPEG encoder 102 has zigzag-scanned DCT coefficients for one DCT block, the MPEG encoder 102 zigzag-scans DCT coefficients for the next DCT block so as to arrange the DCT coefficients.

In other words, DCT coefficients of each of the DCT blocks  $Y_1$ ,  $Y_2$ ,  $Y_3$ , and  $Y_4$  and the DCT blocks  $Cb_1$ ,  $Cb_2$ ,  $Cr_1$ , and  $Cr_2$  of the macro block are arranged in the order from the DC component to higher frequency components. As was described above, the variable-length code encoding process is performed in such a manner that codes DC,  $AC_1$ ,  $AC_2$ ,  $AC_3$ , ... are designated to sets of runs and levels.

The stream converter 106 interprets DCT coefficients encoded with variable length code, detects the ends of individual coefficients, and arranges the DCT coefficients of the DCT blocks of the macro block in the order of higher frequency components as shown in Fig. 8B. In other words, DCT components of the DCT blocks are arranged from DC components to higher frequency components.

In other words, DCT coefficients of



individual DCT blocks of the macro block are arranged in the order of  $DC(Y_1)$ ,  $DC(Y_2)$ ,  $DC(Y_3)$ ,  $DC(Y_4)$ ,  $DC(Cb_1)$ ,  $DC(Cb_2)$ ,  $DC(Cr_1)$ ,  $DC(Cr_2)$ ,  $AC_1(Y_1)$ ,  $AC_1(Y_2)$ ,  $AC_1(Y_3)$ ,  $AC_1(Y_4)$ ,  $AC_1(Cb_1)$ ,  $AC_1(Cb_2)$ ,  $AC_1(Cr_1)$ ,  $AC_1(Cr_2)$ , ... In reality, codes as sets of runs and levels are arranged in the order of lower frequency components.

To perform the stream conversion in the shortest time period, DCT coefficients should be rearranged with a clock signal of a rate of pixel data so as to secure the transmission rate of the bus that exchange signals. For example, assuming that the pixel rate is 27 MHz/bps (bits per second) and one pixel is composed of eight bits, one pixel becomes three times as large as eight bits (namely, 24 bits). Thus, a bandwidth of 27 MHz x 24 bits is required. When data is input and output with a bandwidth of 81 MHz x 8 bits or 54 MHz x 16 bits, the bit width can be reduced. Thus, it is not necessary to limit the maximum length of each macro block.

When the maximum length of each macro block is limited, a bandwidth with which data for the limited length is transmitted in the transmission time of one macro block is required. For example, when the maximum length of each macro block is limited to 512 bytes, a bandwidth of 27 MHz x 8 bits is required.

When an elementary stream of which one macro block exceeds one slice is supplied to the stream

converter 106, it may have a function for causing the macro block to be limited to one slice (this function is not shown). When an elementary stream supplied from the terminal 104 is one stripe per slice, the stream converter 106 converts the elementary stream of one stripe per slice into that of one macro block per slice.

In addition, the stream converter 106 may have an overflow protecting function that protects an elementary stream that exceeds the record bit rate of the apparatus (namely, the fixed length of a GOP) from overflowing (this function is not shown). For example, the stream converter 106 substitutes high frequency components of DCT coefficients with zero.

In the example, the stream converter 106 interprets DCT coefficients encoded with variable length code and rearranges the coefficients. However, it should be noted that the present invention is not limited to such an example. In other words, DCT coefficients that have been decoded with which variable length code may be rearranged.

The length of each macro block that has been converted into an elementary stream is the same as the length of each macro block that has not been converted into an elementary stream. The MPEG encoder 102 controls the bit rate so as to fix the length of each GOP. However, the length of each macro block varies.

The packing circuit 107 packs data of a macro block in a fixed data frame.

Fig 9 shows an outline of a packing process for macro blocks performed by the packing circuit 107. Macro blocks are packed in a fixed data frame having a predetermined data length. The data length of the fixed data frame is matched with the length of one sync block that is the minimum data unit of data that is recorded and reproduced. Thus, the shuffling and error correction code encoding process of the ECC encoder 108 can be conveniently performed. The process is performed at intervals of for example eight macro blocks and they are designated #1, #2, ..., #8.

As shown in Fig. 9A, in the variable length code encoding process, the lengths of eight macro blocks are different from each other. In this example, the length of each of data of macro block #1, data of macro block #3, data of macro block #6 is larger than the length of one sync block as the fixed data frame. On the other hand, the length of each of data of macro block #2, data of macro block #5, data of macro block #7, and data of macro block #8 is smaller than the length of one sync block. The length of data of macro block #4 is almost equal to the length of data of one sync block.

In the packing process, each macro block is packed in the fixed data frame with the length of one

sync block. Thus, the length of data that is generated in one frame period is fixed. As shown in Fig. 9B, a macro block larger than one sync block is divided at the position corresponding to the length of one sync block. The overflow portion of the macro block against the length of one sync block is packed to the rear blank portions of the other macro blocks each of which is smaller than the length of one macro block.

In the example shown in Fig. 9B, the overflow portion of macro block #1 against the length of one sync block is packed to the rear blank portion of macro block #2. When the length of macro block #2 and the overflow portion of macro block #1 exceeds the length of one sync block, the remaining overflow portion of macro block #1 is packed to the rear blank portion of macro block #5. Next, the overflow portion of macro block #3 is packed to the rear blank portion of macro block #7. In addition, the overflow portion of macro block #6 is packed to the rear blank portion of macro block #7. The further overflow portion of macro block #6 is packed to the rear blank portion of macro block #8. In such a manner, the individual macro blocks are packed to the fixed data frame with the length of one sync block.

The stream converter 106 can predetermine the length of each macro block. Thus, the packing portion 107 can detect the last end of data of each macro block

without need to decode VLC data and check the contents thereof.

When packed data is recorded to a magnetic tape, length information LT is added to the beginning of a macro block in the fixed data frame. The length information LT represents the length of the macro block. When packed data is reproduced from the magnetic tape, the packed data is connected corresponding to the length information LT. Thus, the macro block data is restored. This process is referred to as depacking process.

Output data of the packing circuit 107 is supplied to an ECC encoder 108. Whenever the ECC encoder 108 receives data for one GOP, the ECC encoder 108 shuffles and rearranges macro blocks thereof corresponding to a predetermined rule and correlates screen positions and record positions of the rearranged macro blocks. Since the macro blocks are shuffled, the resistance against a burst error that takes place as a successive area on the tape can be improved. The packing circuit 107 may have such a shuffling function.

When macro blocks are shuffled, an outer code parity and an inner code parity are added at intervals of predetermined data unit (symbols). Thus, an error correction code encoding process using a product code is performed. First of all, an outer code parity is added to a predetermined number of macro blocks. Next,

an inner code parity is added to each of macro blocks having the outer code parity in the direction of the arrangement of the macro blocks. The inner code parity is added in the unit of an inner code block composed of the same data sequence as the fixed data frame used in the packing process. At the beginning of each inner code block, a DID, an ID, and a sync pattern are added. As a result, a sync block is formed.

A data block completed with the inner code parity and the outer code parity is referred to as error correction block.

Data that has been encoded with error correction code is scrambled by a scrambling circuit (not shown). Thus, the frequency components are averaged. The resultant data is supplied to a recording amplifier 110. The recording amplifier 110 record-encodes the data received from the scrambling circuit so that the data is properly recorded on the magnetic tape 120. According to the embodiment, the record-encoding process is performed by a partial response precoder. The data that has been record-encoded is recorded on the magnetic tape 120 by the magnetic head 111.

Next, the reproducing process will be described. A signal recorded on the magnetic tape 120 is reproduced by the reproducing head 130. The reproduced signal is supplied to the reproducing

amplifier 131. An equalizer restores the reproduced signal to digital data as a partial response decoding process. At this point, with the Viterbi decoding process, the error rate can be improved.

5           The reproduced digital data that is output from the reproducing amplifier 131 is supplied to the ECC decoder 132. The ECC decoder 132 detects a sync pattern and extracts a sync block from the reproduced digital data. An inner code block of the sync block is corrected with the inner code parity and written to a predetermined address of a memory (not shown) corresponding to an ID of the sync block. When a symbol has an error that cannot be corrected with an error correction code, an error flag is placed to the symbol. After data for one GOP has been corrected with an inner code, the resultant data is corrected with an outer code using data written in the memory.

10  
15           When a symbol has an error that cannot be corrected with the error correction code, an error flag is placed to the symbol. The error flag of the outer code error correcting process is supplied to the stream converter 134 (that will be described later).

20           The data that has been error-corrected is deshuffled and addresses of the data are restored. In other words, when data is recorded, before the error correction code encoding process is performed, the data is shuffled corresponding to a predetermined rule.

Thus, when data is reproduced, a deshuffling process is performed for the data. Thus, data is rearranged in the correct order. The deshuffled data is supplied to the depacking circuit 133.

5                   The depacking circuit 133 restores macro blocks packed by the packing circuit 107. In other words, sync blocks correspond to macro blocks. Corresponding to the length information LT placed at the beginning of the payload, data of each macro block is connected. As a result, original macro blocks are restored.

10                   When a high speed reproducing operation at a higher speed than the recording speed is performed for the magnetic tape 120 or when a variable speed reproducing operation at a different speed from the recording speed is performed, the relation between the tracing angle of the rotating head and the helical tracks varies and thereby one track cannot be accurately traced. Thus, since all the signal of one GOP cannot be obtained, the depacking process cannot be performed. In this case, the reproducing operation is performed for each sync block. At this point, data placed after a macro block that is smaller than a sync block is treated as for example zero corresponding to the length information LT. In this case, an error of data can be corrected with an inner code parity. Corresponding to the ID, the deshuffling process can be



performed.

Output data of the depacking circuit 133 is supplied as a converted elementary stream to the stream converter 134. The stream converter 134 performs the reverse process of the stream converter 106. In other words, the stream converter 134 rearranges DCT coefficients of a macro block arranged in the order of frequency components into those of each DCT block in the order of frequency components. Thus, the converted elementary stream is inversely converted into an elementary stream corresponding to the MPEG2 standard.

The structure of the stream converter 134 on the reproducing side is the same as that of the stream converter 106 on the recording side. The process of the stream converter 134 on the reproducing side is the same as the process of the steam converter 106 on the recording side. Thus, for simplicity, the detailed description of the stream converter 134 on the reproducing side is omitted.

Before the stream converting process is performed on the reproducing side, an error process should be performed corresponding to the outer code error flag obtained in the ECC decoder 132. In other words, before the stream converting process is performed, when a macro block has an error, DCT coefficients after a frequency component of the error cannot be restored. In this case, data of the error is

substituted with a block end code (EOB). The DCT coefficients of the later frequency components are substituted with zero. Likewise, when the high speed reproducing operation is performed, only DCT

5 coefficients corresponding to the sync block length are restored and the remaining coefficients are substituted with zero data.

Since DCT coefficients of DCT blocks are arranged in the order from DC components to higher frequency components, even if DCT coefficients after a particular position are ignored, DCT coefficients can be placed in each of DCT blocks of the macro block.

As with the recording side, the input signal and output signal of the stream converter 134 should have a sufficient transmission rate (band width) corresponding to the maximum length of macro blocks. When the length of each macro block is not limited, it is preferred to designate a band width three times as large as the pixel rate.

20 The elementary stream that is output from the stream converter 134 is supplied to for example the SDTI transmitting circuit 135. The SDTI transmitting circuit 135 adds a synchronous signal or the like to the elementary stream and outputs the resultant

25 elementary stream having a predetermined signal format. The resultant elementary stream is output as an SDTI format elementary stream corresponding to the MPEG2

standard from the terminal 136.

The elementary stream that is output from the stream converter 134 can be also supplied to the MPEG decoder 137. The MPEG decoder 137 has the structure of a decoder (not shown) corresponding to the MPEG2 standard. The elementary stream is decoded by the MPEG decoder 137 and obtained as a digital video signal from the terminal 138.

Next, the processes of the packing circuit 107 and the ECC encoder 108 shown in Fig. 1 will be described in detail. Fig. 10 shows the structures of the packing circuit 107 and the ECC encoder 108 on the recording side of the recording and reproducing apparatus according to the embodiment shown in Fig. 1.

A digital video signal is supplied from a terminal 201 to a video encoder 202. The video encoder 202 compression-encodes the digital video signal and rearranges DCT coefficients. An output signal of the video encoder 202 is supplied to a packing and outer code generating portion 230. In addition, system data (for example, video AUX data) is supplied from a terminal 204 to the packing and outer code generating portion 230.

A packing circuit 203 of the packing and outer code generating portion 230 packs the digital video signal and the system data for each packet and rearranges the data so that an outer code encoder 205

on the next stage can add an outer code parity to the digital video signal. The rearranged data is supplied to the outer code encoder 205. The outer code encoder 205 adds the outer code parity to the digital video data. The resultant data is supplied to a rearranging circuit 206. The rearranging circuit 206 rearranges the digital video data in the recording order. The resultant digital video signal is supplied to a mixing circuit 207.

On the other hand, digital audio data is supplied from a terminal 210 to a delaying circuit 211. The delaying circuit 211 adjusts the delay amount of the digital audio data. The delayed digital audio data is supplied to the packing and outer code generating portion 230. A rearranging circuit 212 of the packing and outer code generating portion 230 rearranges the digital audio data along with audio AUX data supplied from a terminal 213 so that an outer code encoder 214 disposed on the downstream of the rearranging circuit 212 can add an outer code parity to the digital audio data and the audio AUX data for each error correction block. The rearranged data is supplied to the outer code encoder 214. The outer code encoder 214 adds an outer code parity to the data received from the rearranging circuit 212. The resultant data is supplied to a rearranging circuit 215. The rearranging circuit 215 rearranges the data supplied from the outer

code encoder 214. The rearranged digital audio signal and audio AUX data (hereinafter, they are together referred to as digital audio signal) are supplied to a mixing circuit 207.

5           The mixing circuit 207 rearranges the supplied digital video signal and digital audio signal in the recording order. As was described above, a video sector, an audio sector, and a video sector are recorded on one track in the head scanning direction. For example, the supplied digital video signal and digital audio signal are rearranged in such an order.

10           An ID adding circuit 216 adds an ID to the rearranged data for each packet. A sync adding circuit 218 adds a sync patten to the data supplied from the inner code encoder 217 for each packet. The sync adding circuit 218 supplies sync blocks to a recording amplifier 219. The recording amplifier 219 converts the sync blocks into a signal that can be recorded on a magnetic tape 221. A recording head 220 records the signal on the magnetic tape 221.

15           Next, a null sync that is a feature of the present invention will be described. As was described above, according to the present invention, a sync block containing length information LT representing [0] and a data portion filled with [00]s is defined as a null sync.

25           Null syncs are used to match the number of

sync blocks of one picture format with that of another picture format so that the number of sync blocks becomes flexible in video signals of a plurality of formats are integrally recorded. Thus, the number of null syncs depends on each picture format. In contrast, a conventional sync block is defined as a block that contains for example variable length encoded data, a picture header, and user data.

Although the contents of a null sync are not defined, it requires a predetermined storage capacity. For example, in the format of which the length of one sync block is 128 bytes and 10 null syncs are required, a data area of 1280 bytes is allocated to a record area.

However, according to the present invention, a null sync is used for the packing process of an overflow portion of a packet by the packing circuit 107. In other words, according to the present invention, a null sync is handled in the same manner as a sync block that is smaller than a fixed data frame for the packing process. An overflow portion is packed to a blank area of a null sync. Thus, the record area of a null sync on the record medium can be effectively used. In addition, picture data can be recorded and reproduced in high quality.

Fig. 11 shows an example of the structure of the packing circuit 107 according to the embodiment.

The packing circuit 107 contains a part of the ECC encoder 108. It is assumed that the number of required null syncs (null packets) has been defined corresponding to the format of a video signal to be handled. A digital video signal is supplied from a terminal 250 to a pack (1) circuit 231 and a counter 240 of the packing circuit 107.

As was described above, the digital video signal is successively transmitted as an elementary stream corresponding to the MPEG2 standard in such a manner that one screen is divided into macro blocks, each macro block is divided into DCT blocks, each DCT block is processed by a DCT method, and the resultant DCT block is quantized. The signal supplied from the terminal 250 is encoded with variable length code corresponding to pixel information of each macro block. Thus, the lengths of the resultant codes vary one after the other.

The pack (1) circuit 231 divides each macro block into a large portion and a small portion that are larger or smaller than a data length defined corresponding to a record format (hereinafter the data length is referred to as fixed data frame length). For example, according to the embodiment, corresponding to the length of each sync block, data is divided corresponding to the length of the payload excluding the portion of the length information LT as the fixed

data frame length (see Figs. 4A to 4E). Each of the divided data portions is supplied to a first input terminal of a switch circuit 242.

5 The switch circuit 242 initially selects the first input terminal. Thus, each of the divided data portions that are output from the pack (1) circuit 231 is supplied to a main memory 232 through the switch circuit 242. As shown in Fig. 12, the main memory 232 has a plurality of areas of a video area 250, an  
10 overflow area 251, and an audio area 252. Each of the video area 250 and the overflow area 251 has a plurality of banks with which data of a plurality of pictures can be successively processed. Each bank corresponds to one picture. Each of the banks of the  
15 video area 250 is composed of a pack area 250A and an inner code area 250B. In Fig. 12, a portion A represents an area for one packet (one sync block) of a video signal.

20 In the divided data portions, a portion that is larger than the fixed data frame is stored as overflow data to the overflow area 251 of a relevant bank of the main memory 232. On the other hand, a portion that is smaller than the fixed data frame is stored to the pack area 250A of a relevant bank of the  
25 video area 250 of the main memory 232.

When a macro block having a length of 160 bytes is received against a record format of which the



packet length is 128 bytes, the first portion of 128 bytes is stored in the pack area 250A of the main memory 232 and the second portion of 32 bytes is stored in the overflow area 251.

5           A null packet generating circuit 241 of the packing circuit 107 generates a null sync that has been defined. In other words, the null packet generating circuit 241 generates a data packet as a null sync that contains length information LT having a length of [0] and a data portion filled with [00]s and that is  
10           written to the main memory 232. When the length of one sync block is 11 bytes and three bytes thereof is reserved as the length information LT, data [00] that fills the eight bytes preceded by the length  
15           information LT is generated. The null packet is supplied to a second input terminal of the switch circuit 242.

          The counter 240 counts the number of input macro blocks. The switch circuit 240 selects one of  
20           the two input terminals corresponding to the count value supplied from the counter 240. The number of macro blocks per data encoding unit (for example, per frame, per field, or per picture) depends on the recording format to be handled. In this example, it is  
25           assumed that one data encoding unit is one picture. The counter 240 counts the number of macro blocks that are input. When it is determined that all macro blocks

of one data encoding unit have been input and supplied to the pack (1) circuit 231, the switch circuit 242 switches the first input terminal to the second input terminal.

5                   When the switch circuit 242 selects the second input terminal, null packets generated by the null packet generating circuit 241 are stored to the pack area 250A of the main memory 232. Since data packets of conventional macro blocks and null packets  
10 of null syncs are supplied from the same path, the conventional data packets and null packets stored in the main memory 232 can be handled in the same manner in the later processes.

15                   In such a structure, when data is stored to the main memory 232, a shuffling circuit 243 denoted by a dotted line box can shuffle video data only by changing write addresses of the video data to the main memory 232. In this case, it is not necessary to distinguish conventional data packets from null  
20 packets.

                  After the process of the pack (1) circuit 231 has been completed and data packets for one picture and a predetermined number of null packets have been supplied to the main memory 232, a process of a pack  
25 (2) circuit 133 is performed. At this point, a video signal that is read from the pack area 250A of the main memory 232 is supplied to the pack (2) circuit 233. In

addition, overflow data is read from the overflow area 251 of the main memory 232. The overflow data is supplied to the pack (2) circuit 233 through a cache 234 composed of for example a dual-port SRAM (namely, a FIFO).

The pack (2) circuit 233 successively reads data as packets from the pack area 250A of the main memory 232. When the packet length of a packet that is read from the pack area 250A is smaller than the fixed data frame length corresponding to the length information LT, the pack (2) circuit 233 inserts overflow data that is read from the overflow area 251 into the packet in such a manner that the sum of the packet length of the packet read from the pack area 250A and the length of the overflow data does not exceed the fixed data frame length.

When the overflow data is inserted into the packet, if the length of the resultant data exceeds the fixed data frame, the portion that exceeds the fixed data frame is also overflow data. This portion is inserted into the rear portion of another data portion that is read from the pack area 250A and that is smaller than the fixed data frame.

When a data packet that is read from the pack area 250A is a null packet, since the length information LT of the null packet is [0], overflow data can be packed after the length information LT of the

packet until the resultant length does not exceed the fixed data frame length.

Data that is packed and inserted into the fixed data frame by the pack (1) circuit 231 and the  
5 pack (2) circuit 233 is written to an outer code processing memory 235.

Before the process of the pack (2) circuit 233 is performed, when overflow data is pre-written to the cache 234, the main memory 232 can be prevented  
10 from being concentratedly accessed. Thus, the process speed of the pack (2) circuit 233 can be improved. The cache 234 can be omitted.

The outer code processing memory 235 is composed of for example an SRAM (Static RAM). The SRAM  
15 has a storage capacity sufficient for a process for adding an outer code parity to video data. For example, the outer code processing memory 235 has a storage capacity for storing one error correction block. The size of the error correction block depends  
20 on the format of a video signal to be handled. When signals of a plurality of formats are handled as with the embodiment, it is required that the size of the outer code processing memory 235 be the same as the size of the maximum error correction block.

25 The pack (2) circuit 233 packs data that is read from the main memory 232 and successively writes the packed data to the outer code processing memory

235. When the amount of the data written to the outer code processing memory 235 becomes a predetermined value (namely, the size of one error correction block), the process of the pack (2) circuit 233 is temporarily stopped. The outer code encoder 236 adds an outer code parity to the data written to the outer code processing memory 235. Thus, the outer code encoder 236 performs an outer code encoding process.

In other words, the outer code encoder 236 reads data in the line direction from the outer code processing memory 235 and generates an outer code parity. The generated outer code parity is written to the outer code processing parity 235. For example, the outer code parity is added in the line direction of the error correction block stored in the outer code processing memory 235.

As was described above, after null packets and conventional data packets are stored to the main memory 232, they are handled in the same manner. Thus, the outer code parity is also added to null packets by the outer code encoder 236.

After the outer code encoding process for one error correction block is completed, data to which the outer code parity has been added is read from the outer code processing memory 235. The resultant data is transformed and rearranged so that it can be easily processed on the downstream circuits. The resultant

data is written to the main memory 232. At this point,  
as was described above, the data is written to the  
inner code area 250B of a relevant bank of the video  
area 250. The data is rearranged by controlling  
5 addresses of data stored in the main memory 232 in such  
a manner that data to which an outer code parity has  
been added in the line direction thereof is read in the  
column direction. The data is read in for example the  
column direction from the inner code area 250B,  
10 supplied to the inner code encoder 217, and the inner  
code parity is added to each packet.

In such a manner, the process for one error  
correction block is completed. After the process of  
the pack (2) circuit 233 is completed, the outer code  
15 encoding process is performed. A sequence of processes  
of which data to which an outer code parity has been  
added is rewritten to the main memory 232 is repeated a  
number of times corresponding to the number of error  
correction blocks (for example, 32 blocks) defined in  
20 the format of a video signal to be handled. Thus, the  
video encoding process for one picture is completed.

Figs. 13A to 14B show a real example of the  
packing process using null packets. In this example,  
it is assumed that the sync block length as the fixed  
25 data frame length is 11 bytes and three bytes thereof  
are used for the length information LT. In addition,  
it is assumed that one frame is processed with 10 macro

blocks and five null syncs. The packing process is performed in such a unit. The 10 macro blocks are denoted by MB0, MB1, ..., MB9. Likewise, the five null syncs are denoted by NULL1, NULL2, ..., NULL5. In this example, it is assumed that the shuffling circuit 243 does not perform a shuffling process.

Figs. 13A to 13C show the processes of the pack (1) circuit 231. Fig. 13A shows an example of data that is input to the pack (1) circuit 231. Data packets of the macro block MB0 are successively supplied to the pack (1) circuit 231. The macro block MB0 has a length of 15 bytes excluding length information LF. Thus, in the macro block MB0 that is supplied to the pack (1) circuit 231, the three byte area of the length information LT contains [15]. The length information LT is followed by data [0-1], [0-2], ..., [0-g] of one byte each. The sync block length including the length information LT is 11 bytes. Thus, the pack (1) circuit 231 divides the packets of the macro block MB0 at data [0-8] and stores the first portion and the second portion as the data portion and the overflow portion, respectively, to the pack area 250A of a relevant bank of the main memory 232. The pack (1) circuit 231 repeatedly performs such a process for the macro blocks MB0 to MB9. The counter 240 counts the number of macro blocks. When the number of the input macro blocks becomes the total number of

macro blocks of each frame (in this example, 10 macro blocks), the switch circuit 242 switches the first input terminal to the second input terminal. Thus, the data path to the main memory 232 is switched from the pack (1) circuit 231 to the null packet generating portion 241.

The null packet generating circuit 241 generates five null packets NULL1, NULL2, ..., NULL5. The generated null packets are stored to the pack area 250A of a relevant bank of the main memory 232. As shown in Fig. 13A, each null packet contains the length information LT representing [0] and data areas filled with [00]s.

Thus, as shown in Fig. 13B, in the macro blocks MB0 to MB9, portions smaller than the sync block length are successively stored to the pack area 250A of the relevant bank of the main memory 232. Thereafter, the null packets NULL1 to NULL5 are successively stored. As shown in Fig. 13C, in the macro blocks MB0 to MB9, overflow portions exceeding the sync block length are successively stored in the overflow area 251 of the relevant bank of the main memory 232.

Thereafter, data is read from the main memory 232. The data is supplied to the pack (2) circuit 233. The pack (2) circuit 233 reads data for each column from the pack area 250A of the relevant bank of the main memory 232. When data is read, if the data length



including the length information LT is less than 11 bytes, the pack (2) circuit 233 reads data of a predetermined length corresponding to the length information LT from the overflow area 251 of the relevant bank of the main memory 232 so that the total of the data length of the data that is read from the pack area 250A and the data length of data that is read from the overflow area 251 becomes 11 bytes. The data that is read from the overflow area 251 is packed after the data that is read from the pack area 250A of the relevant bank.

Figs. 14A and 14B show the result of the process of the pack (2) circuit 233. Fig. 14A shows data packets required for the process for one frame as with Fig. 13A. In this example, 10 macro blocks MB0 to MB9 and five null packets NULL1 to NULL5 are required for the process for one frame. The 10 macro blocks MB0 to MB9 and five null packets NULL1 to NULL5 are packed in the sync block length that is the fixed data frame length as denoted by a hatched portion of Fig. 14B by the processes of the pack (1) circuit 231 and the pack (2) circuit 233. The packed data is stored to the outer code processing memory 235.

In other words, the length information LT of the macro block MB2 represents that the data portion is composed of three bytes. Thus, it is clear that the total length of the macro block MB2 is smaller than 11

bytes. Thus, data that is read from the overflow area is packed after the data portion of the macro block MB2 for five bytes ([0-a] to [0-e]). The length information LT of the next macro block MB3 represents that the data portion is composed of one byte. Thus, it is clear that the total length of the macro block MB3 is smaller than 11 bytes. Data preceded by [0-e] that has been packed to the macro block MB2 is read from the overflow area and packed to the after the data portion of the macro block MB3.

In this example, when the last macro block MB9 is packed, data that has not packed is left in the overflow area. The remaining data is packed in null packets. As defined above, the length information LT of each null packet is [0]. Thus, the remaining data is packed after the length information LT of each null packet.

For example, as shown in Fig. 14B, after the length information LT of the null packet NULL1, data of eight bytes is read from the overflow area 251 of the relevant bank and packed to the null packet NULL1. Thus, the length of the null packet NULL1 becomes 11 bytes. At this point, data of three bytes is left in the overflow area 251 of the relevant bank. This data is packed to the next null packet NULL2. In such a manner, overflow data is packed to sync blocks as null packets generated by the null packet generating circuit

241.

Thus, according to the present invention, overflow data is packed using null packets. Consequently, the storage capacity of a record medium can be effectively used. In addition, when the compression efficiency of one picture is low and there are many macro blocks that are larger than the fixed data frame, the probability of which overflow data is discarded is low. Thus, a picture can be reproduced in high quality.

The shuffling circuit 234 performs a shuffling process for data stored in the pack area 250A of the relevant bank. When the depacking circuit 133 depacks data, after the overflow data is restored to the original positions, the deshuffling process is performed.

Next, a modification of the embodiment will be described. In Fig. 13B, when a null packet is stored in a particular area of the pack area 250A of the main memory 232 (hereinafter, the particular area is referred to as nul packet area), regardless of whether a macro block is stored in another area of the main memory 232, the null packet area contains the length information LT representing [0] and a data portion filled with [00]s. This is because the contents of the null packet area do not vary depending on whether or not the packing process is performed.

In other words, the packing process of the pack (2) circuit 233 is performed when data is moved from the pack area 250A of the main memory 232 to the outer code processing memory 235. In addition, data to which an outer code parity has been added by the outer code encoder 236 is written to the inner code area 250B of the main memory 232.

This applies to the case that the shuffling process is performed by the shuffling circuit 243. This is because the shuffling pattern depends on the format of video data to be handled. Before the packing process is performed in the main memory 232, the positions of null packets are predetermined.

In the modification of the embodiment, using the characteristic of which the contents of a null packet area does not vary depending on whether the packing process is performed, the generating process and the transferring process for null packets can be more effectively performed. The modification of the embodiment can be accomplished with the structure shown in Fig. 11.

In the modification, all addresses of the main memory 232 or expected addresses for null packets are filled with data [00]s. For example, when the recording and reproducing apparatus 100 is initially activated, all addresses of the memory 232 are filled with data [00]s. Alternatively, when the apparatus 100

is initially activated, corresponding to the number of null packets given by formula (1) that depends on the format of video data to be handled, expected addresses for null packets in the pack area 250A of the memory 232 are filled with data [00]s. Thus, the transferring process for transferring null packet data from the null packet generating circuit 241 to the main memory 232 can be omitted.

On the other hand, the length information LT representing [0] is always transferred to the main memory 232. This is because when the length information LT of a null packet is destroyed due to for example a malfunction, since the length [0] as a null sync is lost, the depacking process cannot be correctly performed.

Thus, according to the modification, all areas of the main memory 232 or null packet areas of the pack area 250A corresponding to the format for video data to be handled are filled with data [00]s. The number of input macro blocks is counted by the counter 240. When a predetermined number of macro blocks are input, the switch circuit 242 switches one input terminal to another input terminal. In addition, the null packet generating circuit 241 generates a predetermined number of times the length information LT that represents [0] and writes it to predetermined addresses of the main memory 232. Since it is not

necessary to transfer data [00]s, the circuit scale can be more reduced than the embodiment.

Real effects of the examples shown in Figs. 13A to 14B will be described. According to the embodiment, it is necessary to transfer data of five null packets each of which is composed of 11 bytes (this, a total of 55 bytes) from the null packet generating circuit 241 to the main memory 232.

However, according to the modification, the data that should be transferred for each null packet is only three bytes of the length information LT. Thus, when five null packets are transferred, the data to be transferred is only 15 bytes.

Generally, since the length of each sync block exceeds 100 bytes, according to the modification, the amount of data transferred from the null packet generating circuit 241 to the main memory 232 can be remarkably reduced. Thus, the access times of the main memory 232 can be reduced.

In the above-described examples, the stream converter 106 rearranges DCT coefficients of each DCT block arranged in the order of frequencies to those of a plurality of DCT blocks of a macro block in the order of frequencies. However, it should be noted that the present invention is not limited to such an example. In other words, the present invention can be applied to an apparatus that does not use the stream converter 106

that rearranges DCT coefficients. For example, the present invention can be applied to the case that an MPEG elementary stream is directly used.

As was described above, according to the present invention, with null syncs each containing length information that represents [0] and a data portion filled with [00]s, formats corresponding to a plurality of record rates can be structured.

In addition, according to the present invention, since null syncs are used to pack overflow data, the storage capacity of the record medium can be effectively used and the picture quality can be improved.

In addition, according to the present invention, the null packet generating circuit is disposed adjacent to the circuit that divides an input data packet into an overflow portion and a non-overflow portion and separately stores them to the main memory. One of the output paths of these circuits is selected. Thus, in the packing process performed in recording data or in the depacking process performed in reproducing data, null syncs can be handled in the same manner as conventional sync blocks. As a result, the circuit scale can be reduced. Thus, video data including null syncs can be shuffled.

In addition, according to the modification, when null syncs are generated, only the length

information thereof is transferred. Thus, the band  
width of data to be transferred is reduced.  
Consequently, the circuit scale of the null packet  
generating circuit can be reduced. In addition, the  
5 number of memories used in the apparatus can be  
reduced.



## CLAIMS

1. A data processing apparatus for packing digital data that has a various length to blocks each of which has a unit length, comprising:

5 means for packing data packets each of which has a variable length to a plurality of first blocks from the beginning thereof and packing an overflow portion of a data packet that is larger than the unit length to a blank portion of the first blocks to which a data block that is smaller than the unit length has been packed; and

means for generating a second block that contains a data packet whose length is 0 and the overflow portion.

15 2. The data processing apparatus as set forth in claim 1,

wherein the second block has the unit length and contains information that represents that the length is 0 and a portion filled with data of a predetermined value.

20 3. The data processing apparatus as set forth in claim 1,

wherein the first blocks and the second block are selectively handled in a common process.

25 4. The data processing apparatus as set forth in claim 1,

wherein the second block contains only

information that represents that the length is 0.

5. The data processing apparatus as set forth in claim 4, further comprising:

first memory means having a first area for  
5 storing the first blocks and the second block, a second  
area for storing the overflow portion, and a third area  
that is different from the first area and the second  
area;

packing means for packing the overflow  
10 portion that is read from the second area of said first  
memory means to a first block or a second block that is  
read from the first area of said first memory means and  
that is smaller than the unit length in such a manner  
that the overflow portion is fully packed in the unit  
15 length of the first block or the second block;

second memory means for storing a block  
packed in the unit length by said packing means;

outer code encoding means for adding an outer  
code parity to a block stored in said second memory  
20 means and rewriting the resultant block to said second  
memory; and

means for reading a block to which the outer  
code parity has been added by said outer code encoding  
means from said second memory means and writing the  
25 block to the third area of said first memory.

6. A data processing method for packing digital  
data that has a various length to blocks each of which

has a unit length, comprising the steps of:

packing data packets each of which has a variable length to a plurality of first blocks from the beginning thereof and packing an overflow portion of a data packet that is larger than the unit length to a blank portion of the first blocks to which a data block that is smaller than the unit length has been packed; and

generating a second block that contains a data packet whose length is 0 and the overflow portion.

7. A recording apparatus for packing digital data that is input as packets each of which has a variable length to a block having a unit length of an error correction encoding process and encoding the packed block with error correction code that is a product code, comprising:

means for packing data packets each of which has a variable length to a plurality of first blocks from the beginning thereof and packing an overflow portion of a data packet that is larger than the unit length to a blank portion of the first blocks to which a data block that is smaller than the unit length has been packed;

means for generating a second block that contains a data packet whose length is 0 and the overflow portion;

record data forming means for encoding a data

block composed of a plurality of first blocks and a plurality of second blocks with error correction code that is a product code, adding a synchronous pattern and an ID to each block having the unit length, and forming record data; and

recording means for recording the record data formed by said record data forming means to a record medium.

8. The recording apparatus as set forth in claim 7,

wherein the second block has the unit length and contains information that represents that the length is 0 and a portion filled with data of a predetermined value.

9. The recording apparatus as set forth in claim 7,

wherein the first blocks and the second block are selectively handled in a common process.

10. The recording apparatus as set forth in claim 7,

wherein the second block contains only information that represents that the length is 0.

11. The recording apparatus as set forth in claim 10, further comprising:

first memory means having a first area for storing the first blocks and the second block, a second area for storing the overflow portion, and a third area

that is different from the first area and the second area;

packing means for packing the overflow portion that is read from the second area of said first memory means to a first block or a second block that is read from the first area of said first memory means and that is smaller than the unit length in such a manner that the overflow portion is fully packed in the unit length of the first block or the second block;

second memory means for storing a block packed in the unit length by said packing means;

outer code encoding means for adding an outer code parity to a block stored in said second memory means and rewriting the resultant block to said second memory; means for reading a block to which the outer code parity has been added by said outer code encoding means from said second memory means and writing the block to the third area of said first memory; and

inner code encoding means for adding an inner code parity to a block that is read from the third area of said second memory.

12. A recording method for packing digital data that is input as packets each of which has a variable length to a block having a unit length of an error correction encoding process and encoding the packed block with error correction code that is a product code, comprising the steps of:

(a) packing data packets each of which has a variable length to a plurality of first blocks from the beginning thereof and packing an overflow portion of a data packet that is larger than the unit length to a blank portion of the first blocks to which a data block that is smaller than the unit length has been packed;

(b) generating a second block that contains a data packet whose length is 0 and the overflow portion;


(c) encoding a data block composed of a plurality of first blocks and a plurality of second blocks with error correction code that is a product code, adding a synchronous pattern and an ID to each block having the unit length, and forming record data; and

(d) recording the record data formed at step (c) to a record medium.

# ABSTRACT


When macro blocks (MB0 to MB9) each of which has a variable length are input for one picture, null syncs (NULL1 to NULL5) each of which has a unit length are generated corresponding to the format of video data to be handled. Each null sync contains length information and a data portion. The length information represents 0. The data portion is filled with data [00]s. Corresponding to the length information, an overflow portion of a macro block is detected. The overflow portion is successively packed to macro blocks each of which is smaller than the unit length. Thus, each macro block is packed in the unit length. Since the length information of each null sync represents 0, the overflow portions are packed after the length information of each null sync. With null syncs, one format of video data can be matched with another format. In addition, with null syncs, overflow portions are packed. Thus, the record medium can be effectively used.

Fig. 1





**Fig. 2**






Fig. 3A

Fig. 3B

Fig. 3C




Fig. 4A




Fig. 4B



Fig. 4C




Fig. 4D





Fig. 4E



*Fig. 5A*


	ID0	ID1
7	SYNC ID7	Upper/Lower
6	SYNC ID6	(Reservel)
5	SYNC ID5	SEG NB3
4	SYNC ID4	SEG NB2
3	SYNC ID3	SEG NB1
2	SYNC ID2	SEG NB0
1	SYNC ID1	TRACK
0	SYNC ID0	VIDEO/AUDIO



*Fig. 5B Fig. 5C*



DID(VIDEO)
(Reservel)
(Reservel)
(Reservel)
(Reservel)
PAYLOAD MD1
PAYLOAD MD0
2MB/1MB
Vouter

DID(AUDIO)
(Reservel)
(Reservel)
(Reservel)
(Reservel)
DATA/AUDIO
5F Seg2
5F Seg1
5F Seg0

Fig. 6



**Fig. 7A****Fig. 7B**

*Fig. 8A**Fig. 8B*



**Fig. 9A****Fig. 9B**



Fig. 10




Fig. 11




Fig. 12

232




Fig. 13A

	LENGTH	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MB0	"15"	0-1	0-2	0-3	0-4	0-5	0-6	0-7	0-8	0-a	0-b	0-c	0-d	0-e	0-f	0-g
MB1	"13"	1-1	1-2	1-3	1-4	1-5	1-6	1-7	1-8	1-a	1-b	1-c	1-d	1-e		
MB2	"3"	2-1	2-2	2-3												
MB3	"1"	3-1														
MB4	"7"	4-1	4-2	4-3	4-4	4-5	4-6	4-7								
MB5	"11"	5-1	5-2	5-3	5-4	5-5	5-6	5-7	5-8	5-a	5-b	5-c				
MB6	"15"	6-1	6-2	6-3	6-4	6-5	6-6	6-7	6-8	6-a	6-b	6-c	6-d	6-e	6-f	6-g
MB7	"8"	7-1	7-2	7-3	7-4	7-5	7-6	7-7	7-8							
MB8	"13"	8-1	8-2	8-3	8-4	8-5	8-6	8-7	8-8	8-a	8-b	8-c	8-d	8-e		
MB9	"5"	9-1	9-2	9-3	9-4	9-5										
NULL1	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
NULL2	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
NULL3	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
NULL4	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
NULL5	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"

Fig. 13B

	LENGTH	1	2	3	4	5	6	7	8
MB0	"15"	0-1	0-2	0-3	0-4	0-5	0-6	0-7	0-8
MB1	"13"	1-1	1-2	1-3	1-4	1-5	1-6	1-7	1-8
MB2	"3"	2-1	2-2	2-3					
MB3	"1"	3-1							
MB4	"7"	4-1	4-2	4-3	4-4	4-5	4-6	4-7	
MB5	"11"	5-1	5-2	5-3	5-4	5-5	5-6	5-7	5-8
MB6	"15"	6-1	6-2	6-3	6-4	6-5	6-6	6-7	6-8
MB7	"8"	7-1	7-2	7-3	7-4	7-5	7-6	7-7	7-8
MB8	"13"	8-1	8-2	8-3	8-4	8-5	8-6	8-7	8-8
MB9	"5"	9-1	9-2	9-3	9-4	9-5			
NULL1	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
NULL2	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
NULL3	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
NULL4	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
NULL5	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"

Fig. 13C

0-a	0-b	0-c	0-d	0-e	0-f	0-g	1-a	1-b	1-c	1-d	1-e	5-a	5-b	5-c	6-a	6-b	6-c	6-d	6-e	6-f	6-g	6-h	6-i	6-j
-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

Fig. 14A

	LENGTH 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15														
MB0	"15"	0-1	0-2	0-3	0-4	0-5	0-6	0-7	0-8	0-a	0-b	0-c	0-d	0-e	0-g
MB1	"13"	1-1	1-2	1-3	1-4	1-5	1-6	1-7	1-8	1-a	1-b	1-c	1-d	1-e	
MB2	"3"	2-1	2-2	2-3											
MB3	"1"	3-1													
MB4	"7"	4-1	4-2	4-3	4-4	4-5	4-6	4-7							
MB5	"11"	5-1	5-2	5-3	5-4	5-5	5-6	5-7	5-8	5-a	5-b	5-c			
MB6	"15"	6-1	6-2	6-3	6-4	6-5	6-6	6-7	6-8	6-a	6-b	6-c	6-d	6-e	6-g
MB7	"8"	7-1	7-2	7-3	7-4	7-5	7-6	7-7	7-8						
MB8	"13"	8-1	8-2	8-3	8-4	8-5	8-6	8-7	8-8	8-a	8-b	8-c	8-d	8-e	
MB9	"5"	9-1	9-2	9-3	9-4	9-5									
NULL1	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
NULL2	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
NULL3	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
NULL4	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
NULL5	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"

Fig. 14B

	LENGTH 1 2 3 4 5 6 7 8														
MB0	"15"	0-1	0-2	0-3	0-4	0-5	0-6	0-7	0-8						
MB1	"13"	1-1	1-2	1-3	1-4	1-5	1-6	1-7	1-8						
MB2	"3"	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8						
MB3	"1"	3-1	3-2	3-3	3-4	3-5	3-6	3-7	3-8						
MB4	"7"	4-1	4-2	4-3	4-4	4-5	4-6	4-7	4-8						
MB5	"11"	5-1	5-2	5-3	5-4	5-5	5-6	5-7	5-8						
MB6	"15"	6-1	6-2	6-3	6-4	6-5	6-6	6-7	6-8						
MB7	"8"	7-1	7-2	7-3	7-4	7-5	7-6	7-7	7-8						
MB8	"13"	8-1	8-2	8-3	8-4	8-5	8-6	8-7	8-8						
MB9	"5"	9-1	9-2	9-3	9-4	9-5	9-6	9-7	9-8						
NULL1	"0"	6-b	6-c	6-d	6-e	6-f	6-g	6-h	6-i						
NULL2	"0"	8-c	8-d	8-e	8-f	8-g	8-h	8-i	8-j						
NULL3	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"						
NULL4	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"						
NULL5	"0"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"						

230: PACKING PORTION  
231: PACK (1) CIRCUIT  
232: MAIN MEMORY  
233: PACK (2) CIRCUIT  
234: CACHE  
235: OUTER CODE PROCESSING MEMORY  
236: OUTER CODE ENCODER  
240: COUNTER  
241: NULL PACKET GENERATING CIRCUIT  
242: SWITCH CIRCUIT

**DECLARATION FOR PATENT APPLICATION (JOINT OR SOLE)**

(Under 37 CFR § 1.63; with Power of Attorney)

**FROMMER LAWRENCE & HAUG LLP**

FLH File No. 450106-02263

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention ENTITLED: **Data Processing Apparatus, Data Processing Method,****Recording Apparatus, and Recording Method**

the specification of which

\_\_\_ is attached hereto.

\_\_\_ X was filed on 20 October 1999 as International Application Serial No. PCT/JP99/05773, with amendment(s) through \_\_\_ (if applicable, give dates).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Sec. 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)	Number:	Country:	Filed (Day/Month/Year):	Priority Claimed:
	10-299454	Japan	21 October 1998	Yes No
PCT/JP99/05773		PCT	20 October 1999	X X

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code § 112, I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Sec. 1.56, which became available between the filing date of the prior application and the national or PCT international filing date of this application:

Prior U.S. Application(s) (list additional applications on separate page):  
 Appln. Ser. Number: Filed (Day/Month/Year): Status (patented, pending, abandoned):

2- I hereby appoint WILLIAM S. FROMMER, Registration No. 25,506, and DENNIS M. SMID, Registration No. 34,930 or their duly appointed associate, my attorneys, with full power of substitution and revocation, to prosecute this application, to make alterations and amendments therein, to file continuation and divisional applications thereof, to receive the Patent, and to transact all business in the Patent and Trademark Office and in the Courts in connection therewith, and specify that all communications about the application are to be directed to the following correspondence address:

WILLIAM S. FROMMER, Esq.  
 c/o FROMMER LAWRENCE & HAUG LLP  
 745 Fifth Avenue  
 New York, New York 10151

Direct all telephone calls to:  
 (212) 588-0800  
 to the attention of:  
WILLIAM S. FROMMER

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

**INVENTOR(S):**

Signature: Satoshi Takagi  
 Full name of sole or first inventor: Satoshi TAKAGI  
 Residence: Kanagawa, Japan  
 Citizenship: Japan

Date: June 2, 2000

Signature: Satoshi Miyazawa  
 Full name of 2nd joint inventor (if any): Satoshi MIYAZAWA  
 Residence: Kanagawa, Japan  
 Citizenship: Japan

Date: June 5, 2000

Signature: \_\_\_\_\_  
 Full name of 3rd joint inventor (if any): \_\_\_\_\_  
 Residence: \_\_\_\_\_  
 Citizenship: \_\_\_\_\_

Date: \_\_\_\_\_

[Similarly list additional inventors on separate page]  
 Post Office Address(es) of inventor(s):  
 [if all inventors have the same post office address]

Sony Corporation  
 7-35 Kitashinagawa 6-chome  
 Shinagawa-ku, Tokyo 141, Japan

Note: In order to qualify for reduced fees available to Small Entities, each inventor and any other individual or entity having rights to the invention must also sign an appropriate separate "Verified Statement (Declaration) Claiming [or Supporting a Claim by Another for] Small Entity Status" form [e.g. for Independent Inventor, Small Business Concern, Nonprofit Organization, individual Non-Inventor].

Note: A post office address must be provided for each inventor.